Home Up Exchange format book Static Timing Analysis Verilog primer book Verilog synthesis book Other books by J. Bhasker Feedback About J. Bhasker Contact Information Order Information For University Faculty Useful links: VHDL Useful links: Verilog Take a Break! Smile Useful links: SystemC SystemC book
Quantity Discount -------- -------- 1-2 0% 3-10 5% 11-50 10% 51-100 20% 101-up 30% Bookstores: Please call 888-727-7296 for discount schedule.
©Star Galaxy Publishing <webmaster@stargalaxypub.com> Last updated: January 12, 2003