Home Exchange format book Static Timing Analysis VHDL synthesis book Verilog primer book Verilog synthesis book Other books by J. Bhasker Feedback About J. Bhasker Contact Information Order Information For University Faculty Useful links: VHDL Useful links: Verilog Take a Break! Smile Useful links: SystemC SystemC book
Here is a FREE electronic version of a humorous collection of jokes that have been compiled by J. Bhasker. Enjoy!
You are visitor number Thanks for visiting!
©Star Galaxy Publishing <webmaster@stargalaxypub.com> Last updated: January 12, 2003